He present a simple and po#lerful computer architecture Hith several novel feat~lreq, the most interesting of t4hich are probabty the Hays in ~.lhich imnlectiate and stack operands are treated in this register-oriented machine. The recent debate in this journal (see [1]-[5]) over the relative eff ciencies of stacks ;md registers wilt take on a ne~.~ form for the BLIZZARD, lhe machine is called the BLIZZARD, since the design r4as initiated ~4hi le the author" iJas snot4-bound at home during the Boston "Blizzard of '78".
(This is a "push".)
II1. THE INS[RIICTION SET
An instruction is one 14ord long, but its execution may fetch the newt 14ord or double-Hord and bump PC bg an additional t or 2 (clue to kllR or ON]R). The instr,Jctions have similar four-nib formats.
Using "0" for opcode, "r" for register,
and " " for immediate denotations, they look like: These instructi.ons load registers, jump (Ra=PC), change the current flake size (Ra=PSR), push/pop data from the stack (Ra=TOS), etc.
if the b,4t~e or-incte× rPgister (or both} is TOS, the value used is popped from the stack. These ar'e also mi Icily redundant, but help to compact code. JUflP provides enough displacement to handle most local jumps. LPC provides a concise ~,3!:I of referring to a relatively large (256) set of subroutinps. For example, l~y dedicating one register as base register for a dispatch table, each of 2SG common procedures can be called uith a one-word instruction.
Since LR gets the old PC 14henever PC is changed (except bg the post--instruction fetch incrementation), any of the instructions LOAD, STORE, JUI1P, LPC, etc.. can call a subroutine,
The subroutine need only save the return address in LR (say on the stack) immediately upon entry.
The EN1ER instruction (see later) provides a neat uay of doing this.
IIl.S COMPARE AND LOOP-CONTROL INSTRUCTIONS

f,~b
D~crement/lncrement/leave alone Ra, then compare (Ra) against either b or (Rb) and skip. f-codes: O=DSLI, I=SLI, 2=SEI, 3=SLEI, 4=SGI, 5=SNEI, G=SGEI, 7=ISGI. g=DSL, 9=SL, A=SE, B=SLE, C=SG, D=SNE, E=SGE, F=ISG. OSLI and DSL first decrement Ra. ISGI and ISG first increment Ra.
For" 8<=f<~.7 comparison is (Ra) against b, othem4ise it is IRa) vs. iRb) E.t~.: St_; ~Nips if iRa)>(Rb), ISG a,b is equivalent to ADDI a,l: SO a,b. 
IV. THE LIINDOM REGISTERS 1,41R, DI41R AND TOS
These give much versatility to the simple instruction set.
Theg are not registers in the usual sense, since they are just shorthand:
WIR is the word pointed to bg PC, DNIR is the double-word pointed to bg PC, and TOS is the double-word pointed to bg SP.
That is. (LIIR!,=[iPC)], so that "register" WIR has a value equal to the imm~.diate 14ord operand for the instruction. Analogously, (DWIR) equals the double-iiorcl just after the instruction word. Similarly, (TOS) equals the the double-floral on the top of the stack.
Thus the programmer can talk about immediate ope,'ands or top-of-stack operands as simply and natural Ig as he can talk abo,Jt register operands. This includes any use of these registers: even
To make this 14or`k smoothly, these "registers" have an "auto-increment" pr`oper,tg relative to their defining pointers (PC or SP} uhen they are fetched: PC is incremented by .!. (resp. 2) after any fetch of IJIR (resp. [tIJIR), and SP is incremented by 2 after any fetch of TOS, The increment of PC after fetching NIR or DI4IR keeps BLIZZARD from subsequently tr'ying to execute that operand. 14hen a value is to be stored into TOS, SP is first decremented by 2, and then th.qt double-~.Jer,d is placed in the memory location then pointed to t~ 9 SP.
Th~Js a load into TOS is a "push", An attempt to store into NIR or DWIR is a no-oP~, The concept of a "~.lindou register" is different than the "autoincrement indirect" addressing modes of the POP-[]. and VAX. There theu obtain the effest of a 14incto~.~ register by specifying the defining pointer register (say PC or' SP) and then specifying via additional control bits the autoincrement indirect addressing mode. Here immediate and top-of-stack oper,ancls a,-e fully equivalent to register operands and may be used wherever register operands are permitted (even as base or index registers); no additional control bits are required.
The stack is automatically checked for overflow or underflo14 ~lhenev~,r it is modified, The location of the bottom of the stack is given in memory doul]le-rJord ].6 and the location of the top of the stack area is given in memory (louh I e-Hord ] 7. The flake length used in ,q Iond/store flake instruction is obtained from PSR when the ins'lrucfinn is e×ecutect,.
The mot ration for the 8LIZZARDS's flake addressing method is that flakes are ,~sua ly kept in packed arrays.
The ~lay to address a flake is thus to give the beo nning of the array as a word address, and the offset in flakes.
Since th,~ flake offset can be given in a register, it is easy to ranclomly ,3rcess flakes in an arra 9 of packed flakes, % load flake from array 14hose oriqin is % given in RS, index is on top of stack % Get /lF-th flake of array beginning at % 8, ~hich is thus rightmost nib of RI.
The load/store double-word and the load/store flake instructions share a common philosophy about offsets: the offset (d or (Rx)). is always measured from (Rh) in units equal to the size of the item being loaded.
Thus, L a,d (b) and [_F a,d(b) have the same effect ~4hen the current flake size is 32. The fact that the current flake size is given in natural form {rather than in a more comp:~ct logarithmic notation) in PSR both provides more perspicuous code and permits later expansion of the design to handle flakes of other sizes.
Vl. THE .If IMP INSIRI.ICTION AND SUBROUTINE CALLS
The BL]ZZARD's one-word jump instructions (J and LPC) are meant to encourage modular code.
They have the side effect of setting LR, the link register, to the location one beyond the current instruction. Thus these instructions can be used both for ordinary jumps and for subroutine calls, since the link register will contain the return address for a subroutine ,call.
The normal wag to save the return address upon subroutine entrg is to e×ecute an ENTER a,d
instruction as the first instruction, This (1) removes the d parameters from the top of the stack and saves them in a "£3fe place", (2) pushes Ra ..... Hhen an interrupt occurs:
the PC is stored in double-14ord 18 of memorg, and then the PC is loaded from a double-Hord reserved to store the address of an interrupt-handling routine (i.e. vectored interrupts). (The  link register LR is not modified,) Simultaneouslg, the interrupt mask bit in the PSR is turned on, which masks out other interrupts. 
